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1 
Abstract—Construction and training principles have been 
proposed and tested for an artificial neural network based on 
metal-oxide thin-film nanostructures possessing bipolar resistive 
switching (memristive) effect. Experimental electronic circuit of 
neural network is implemented as a double-layer perceptron with 
a weight matrix composed of 32 memristive devices. The network 
training algorithm takes into account technological variations of 
the parameters of memristive nanostructures. Despite the limited 
size of weight matrix the developed neural network model is well 
scalable and capable of solving nonlinear classification problems. 
 
Index Terms—Metal-oxide nanostructure, resistive switching, 
adaptive behavior, memristive device, artificial neural network, 
neuromorphic system 
I. INTRODUCTION 
EW round of development of brain-inspired neuromorphic 
systems [1] is one of the breakthrough research trends 
leading to the development of technological base for the 
products of an entirely new technical level and new markets 
[2]. Such products include neuromorphic computing systems 
[3] and, what is most challenging, neurohybrid systems and 
technologies based on interfacing electronic neural networks 
and biological tissues / cultures [4,5] for the development of 
robotics with elements of artificial intelligence and new 
methods of diagnosis / therapy and “prosthesis” (partial 
replacement) of nervous system.  
One of the most promising approaches to the hardware 
implementation of compact and energy-efficient neuromorphic 
systems relies on the possibility of constructing simple 
electronic models of neural networks on the base of thin-film 
memristive nanostructures / devices [6]. Memristive device is 
a physical model of ideal memristor – a circuit element 
capable of changing the resistance depending on the input 
electrical signal [7]. In the case of inorganic solid state 
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memristive devices, the resistance changes due to a reversible 
transformation of atomic structure in the nanometric region of 
dielectric or semiconductor (ionic conductor) film deposited 
between two conductive electrodes. The changed resistive 
state can be stored in a nonvolatile manner, which allows 
using memristive nanostructures in the RRAM (Resistive 
Random Access Memory) and “logic-in-memory” devices 
[8,9]. Capacitor-like memristive nanostructures based on the 
combination of metal and oxide thin films (often called as 
metal-oxide memristive nanostructures) are deposited on 
conventional silicon substrate and compatible with the modern 
CMOS fabrication technology of analog and digital electronic 
circuits. Local reduction-oxidation (redox) processes 
responsible for the resistive switching phenomenon provide a 
high degree of miniaturization (down to 10 nm), high speed 
(switching time as low as 100 ns) and low power consumption 
(as low as pJ) [10,11].  
The ability of memristive device to gradually change the 
conductivity in response to electrical signals makes it an 
electronic counterpart of the synapse (synaptic connection 
between neurons) [12-14]. It follows from the reviews and 
original reports [15-18] that a considerable progress has been 
made to date in the simulation of properties and functions of 
biological synapse by using memristive devices: a continuum 
of resistive states, synaptic plasticity (short-term and long-
term potentiation / depression, STDP – Spike Timing 
Dependent Plasticity) revealed in the dependence of memristor 
conductivity on the amplitude, duration, frequency and timing 
of electrical pulses. 
Important issues, when studying the plasticity of memristive 
devices, are the dynamic range of resistance and its gradual 
change in the processes of increase (SET) or decrease 
(RESET) of the conductivity that depend on the programming 
technique [19]. For example, in contrast to the gradual RESET 
transition, strong current jumps in the SET process in response 
to pulses with amplitudes above the threshold provide a wide 
resistance range, but lead to the necessity of using current 
compliance. Such peculiarities of a memristive device 
obviously must depend on specific materials used in its thin-
film structure. As it has been shown previously [20], the 
Au/Zr/oxide/TiN/Ti memristive nanostructures based on 
different oxide dielectrics exhibit qualitatively similar bipolar 
resistive switching behavior. However, the substantial 
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difference is revealed in the origin of resistive states in these 
materials and mechanisms of microscopic processes 
responsible for the change of resistance. The dynamic 
resistance range should also depend on the structure and 
composition of oxide material adding an extra degree of 
freedom when tuning the adaptive behavior of memristive 
devices required for their application in neuromorphic 
systems. 
Despite the evident progress in simulation of synaptic 
plasticity by using memristive devices, fully hardware 
implementation of a large-scale memristor-based artificial 
neural network (ANN) is still a great challenge. Previously, 
the ANN design principles and performance were 
demonstrated by using digital electronic or software 
simulators of memristors (e.g. [21-22]). Only in the past two 
years, first reports were published on successful creation of 
ANNs based on a limited number of memristive devices taken 
as connections between the artificial neurons represented by 
external electronic devices or software modules. Such ANNs 
include a reconfigurable Hopfield neural network on the array 
of six independent HfO2-based memristors with active Ni 
electrodes [23], a single-layer perceptron based on memristive 
nanocrossbar with 12 × 12 devices of the 
Pt/Ti/TiOx/Al2O3/Pt/Ta type [24], single- and multi-layer 
perceptrons based on organic PANI memristors capable to 
solve both linear and nonlinear problems [25,26]. An 
interesting report [27] demonstrates the unsupervised learning 
effect in a probabilistic neural network of the «winner-take-
all» (WTA) type using four Pt/TiO2/Pt memristive devices. It 
should be mentioned that the above mentioned ANNs on the 
basis of real metal-oxide memristive devices were capable of 
solving simple linear problems, whereas more complex 
functionalities and features of large-scale networks were 
shown using the software simulators, which reproduce the 
behavior and variation of parameters of real memristive 
devices. A large-scale integrated 1T1R array of 1024 metal-
oxide memristive devices has also been recently fabricated 
and tested as synaptic matrix in the single-layer network 
organized by using software neurons and external equipment 
[28], but the full chip with hardware neurons and all the 
peripheral circuits has not been realized yet [29].  
Our work focuses on the hardware implementation of a one-
board ANN prototype in the form of a double-layer perceptron 
purposed to solve nonlinear classification problems. The 
developed ANN architecture is rather similar to one reported 
in [26] for organic memristive devices, but our solution 
employs the array of 32 metal-oxide memristive devices as a 
weight matrix. The devices are based on the 
Au/Zr/oxide/TiN/Ti thin-film nanostructures, which are 
technologically adapted and CMOS-compatible. 
II. STRUCTURE AND PROPERTIES OF MEMRISTIVE DEVICES 
Oxide layer in the studied Au/Zr/oxide/TiN/Ti thin-film 
nanostructure is represented by the ZrO2(Y) or SiO2 film of 
various thickness. The first dielectric material is a transition 
metal oxide with predominantly ionic nature of chemical bond 
(also known as a solid-state electrolyte), in which the yttrium 
oxide (12 mol.%) doping agent stabilizes the cubic phase of 
zirconia and determines certain concentration of oxygen 
vacancies playing a key role in resistive switching – formation 
and local destruction of conductive channels (filaments) in 
oxide film [30-32]. The second kind of oxide is a “native” 
dielectric for CMOS-technology and is also known as intrinsic 
resistive switching material [33]. In contrast to ZrO2(Y), the 
conductive channels in SiO2 are grown due to the breaking of 
Si-O-Si bond under electric stress followed by the formation 
of neutral oxygen vacancy (Si-Si bond as a constituent of 
silicon filament) and oxygen interstitial atoms (ions), 
migration of which provides the filament oxidation and 
recovery [33-34]. 
Memristive nanostructures schematically illustrated in 
Fig. 1 were deposited on the oxidized silicon substrates by the 
method of magnetron sputtering. The switching dielectric 
layer is a ZrO2(Y) or SiO2 film with a thickness of 40 or 
60 nm, upper electrode – Au film (40 nm) with Zr adhesion 
sublayer (3 nm), bottom electrode – TiN film (25 nm) with Ti 
sublayer (25 nm). Details of technological operations can be 
found elsewhere [30-33].  
Fig. 2a shows typical current-voltage characteristics of the 
Au/Zr/oxide/TiN/Ti nanostructures with different composition 
and thickness of oxide films, which demonstrate reproducible 
bipolar switching between the low-resistance state (LRS) and 
the high-resistance state (HRS) after electroforming performed 
by applying a negative bias to the top electrode without a 
current compliance [30-33]. It should be mentioned that the 
developed nanostructures demonstrate fast switching (as low 
as 100 ns) and high enough endurance to the repeated 
programming cycles (10
5
 more) [20]. 
The observed resistive switching is caused by the partial 
oxidation and recovery of conducting channels (filaments) in 
the oxide film under application of voltage of various polarity 
[20]. Corresponding current changes are indicated in Fig. 2a as 
the RESET and SET transitions. During the SET process with 
no current compliance, the resistance changed by 1-3 orders of 
magnitude, e.g. in a wide range corresponding to the extreme 
resistive states of the material. There is a gradual stepwise 
increase in current with voltage sweeping, therefore, it is 
possible to get a spectrum of intermediate resistive states by 
 
Fig. 1.  Schematic cross-section of the Au/Zr/oxide/TiN/Ti memristive 
nanostructure. 
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limiting the sweeping amplitude in the SET transition region 
[33]. In the RESET process, there are either abrupt or gradual 
current changes for given nanostructures, which, however, are 
poorly reproduced from cycle to cycle due to the stochastic 
nature of RESET process in a multifilament system [32]. 
The degree of resistive switching (change in resistance 
value) depends on the parameters of electrical stimulation and 
determines the adaptive behavior of memristive nanostructures 
[35]. The dependencies of resistance on the amplitude of 
negative programming voltage pulse with the duration of 5 ms 
are shown in Fig. 2b for the Au/Zr/oxide/TiN/Ti memristive 
nanostructures on the basis of different oxide films. The 
resistance value was measured by applying positive voltage 
pulse with the amplitude of 0.5 V. Current-voltage 
characteristics shown in Fig. 2a illustrates that the amplitude 
of such reading pulse must be lower than 2 V in order to 
preserve the current state of memristive device. It follows 
from Fig. 2b that the device resistance gradually decreases 
with the amplitude of programming pulse. It should be also 
noted that, after application of each programming pulse, the 
device was switched to its initial high resistance state by 
applying rather long (2 s) positive voltage pulse with the 
amplitude of 7 V. Such programming technique permits to 
control device switching to a desired resistive state in any 
direction and for any sequence of the resistance change.  
Despite the qualitatively common behavior of resistance for 
different types of oxide materials, there are certain differences 
in the parameters of resistive switching related to the 
characteristics of the oxide films used. In particular, the 
differences are in the dynamic range of resistance and the 
voltage range corresponding to extreme resistance values. For 
example, in the case of ZrO2(Y)-based memristive device, the 
HRS resistance is 10
5
-10
6
 , but, in the case of SiO2-based 
one, the resistance is of order 10
3
 , what is obviously 
determined by the dielectric properties of oxide layer. The 
values of LRS resistance (~ 10
2
  for SiO2 and ~ 10
3
  for 
ZrO2(Y)) are also different due to the different origin of the 
high-conductive states (different composition and structure of 
filaments) [20]. The ZrO2(Y)-based devices are characterized 
by more abrupt (threshold-like) character of the resistance 
dependence: significant changes occur in the range of 
amplitudes of 3-4 V, whereas for the SiO2-based devices the 
resistance changes in the wider voltage range from 2 to 5 V. 
Thus, by selecting the amplitude of negative pulse it is 
possible to program the resistance of memristive device 
considered as a weight coefficient of ANN in a wide range, 
which depends on the oxide material. The change in resistive 
state of memristive device is induced by a short voltage pulse 
with the amplitude higher than 2 V. Accordingly, the range of 
ANN operating voltages, which do not cause a weight change, 
can be selected as ±1 V. Application of positive pulse with the 
amplitude up to 8 V provides the transition of memristive 
device to HRS. Due to the mentioned stochastic nature of 
resistive switching, there is a pulse-to-pulse variation of the 
programmed resistive value of at least 15% that should be 
taken into account in the development o ANN prototype. 
III. NEURAL NETWORK CONSTRUCTION PRINCIPLE 
An artificial neuron as a basic element of ANN performs a 
weighted summation of the input signals: 
 


K
k
kk xwS
1
 ,        (1) 
where kx , Kk ,...,2,1  – inputs, kw  – weight coefficients, 
  – adjusting parameter, with the subsequent nonlinear 
transformation: 
 ][SFy  .         (2) 
Nonlinearity of the neuron in (2) is usually set as a sigmoid-
like function. Artificial neuron as the single-layer perceptron 
can be used to solve the problems of linear classification. In 
order to solve the problems of nonlinear classification, 
approximation and others, the multilayer perceptron 
containing at least one hidden layer should be used. 
A matrix of the ANN weight coefficients is implemented in 
the form of a test chip with the micro-scaled 
Au/Zr/oxide/TiN/Ti memristive devices as shown in Fig. 3. 
 
Fig. 2.  Typical current-voltage characteristics of the Au/Zr/oxide/TiN/Ti 
memristive nanostructures based on different oxide films measured in 
continuous sweep mode (a) and the dependencies of resistance of the same 
structures on the amplitude of single voltage pulses with duration of 5 ms (b). 
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The test chip topology contains various test structures and 
peripheral cross-point memristive devices mounted in the 
standard 64-pin metal-ceramic package intended for the 
hardware implementation of a double-layer perceptron 
(Fig. 4a). The weight matrix includes 16 pairs of memristive 
devices – each pair with an output in the mid-point. Such 
configuration is used to produce bipolar weights 
kw  in the 
ANN nodes based on the complementary junction of 
memristive devices [25,26]. The direct input signal is sent to 
one memristive device, and the inverted input signal – to the 
other device (Fig. 4b). 
The technological variation of parameters of memristive 
devices (device-to-device variation) can be the most important 
at the development stage of ANN weight matrix fabrication 
technology, that is why the dependence of resistance on 
applied voltage should be measured individually for each 
memristive device. Typical dependencies are presented in 
Fig. 2 for the large-area memristive nanostructures, but the 
decrease in the area of a memristive device down to 
20 m × 20 m (in the test chip) has no significant effect on 
the parameters of resistive switching [20]. 
Each artificial neuron ( 41 NN  ) is implemented on the 
basis of general-purpose operational amplifiers (op-amps). 
The input stage uses a circuit of inverting summing amplifier 
at the 43,VV  op-amp with the increased current driving 
capacity. There are certain reasons for the choice of such 
solution. A peculiarity of memristive devices after 
 
Fig. 4.  Block diagram of the ANN based on complementary pairs of memristive devices (each pair is shown as a green box) (a) and the node simplified 
schematic circuit (b). 
 
Fig. 3.  The image of a test chip with the array of memristive devices for the 
ANN hardware implementation. The inset shows a microscopic image of the 
complementary pair of peripheral memristive devices. 
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electroforming with no current compliance is a relatively low 
minimum resistance (up to hundreds of ). Since a pulse 
voltage in the range of 8-10 V can be applied to the 
memristive device in the programming mode, the 
corresponding value of current through the device can reach 
tens of mA. The ADG436 chip is chosen as an analog 
multiplexer that allows loading a pulse current of up to 
40 mA. The analog multiplexer provides commutation of the 
memristive device from the data input D  to the input L  in 
the programming mode of the neuron weights. 
The inverting amplifier supports "virtual ground" at the 
inverting input, which simplifies the memristor switching 
circuitry and minimizes the quantity of multiplexers required. 
The resistor in the feedback of the 
3V  op-amp is selected on 
the basis of a minimum resistance value of the memristive 
devices. In the implemented scheme, this value is chosen to be 
300 . Thus, each neuron forms a voltage on the summing 
amplifier output: 
  












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



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1111

, (3) 
where U  is the voltage at the adjusting input   (chosen to 
be about 1 V), iU  – the voltage at the neurons inputs, 
ii RR 21 ,  – the resistances of the upper and lower memristors 
according to the scheme in Fig. 4b. 
The amplifier at the 4V  op-amp provides the required gain 
for summation signal in the ANN operation mode. The 
nonlinear transformation function ][F  of the neuron is 
implemented on the inverting voltage limiting amplifier at the 
5V  op-amp. The output signal is formed at the output 
*Y , and 
the 6V  op-amp interfaces the ANN output signals to the input 
range of analog-to-digital converters of a single-supply 
microcontroller (Atmel AVR-microcontroller). The 
microcontroller provides the ANN programming mode and 
interface with PC via the RS-232 protocol. Control electronics 
also includes a set of decoders, which form the selection 
signals for the current programmable memristor nSQ , and the 
data storage registers. The input data signals D  and pulse 
voltage at the input L  in the memristor programming mode 
(training of the ANN weights) are formed according to PC 
commands by the microcontroller using analog-to-digital 
converters.  
The fabricated chip with array of memristive devices and 
the described electronic circuits are arranged in a mobile one-
board analog-digital platform, the photograph of which is 
presented in Fig. 5.  
In the mode of weight coefficients programming, two pulses 
of different voltage polarity with duration of 5 ms are 
sequentially formed at the input L  of ANN: the first pulse of 
positive polarity switches the memristive device to HRS, the 
second pulse of negative polarity sets the desired resistance of 
memristive device. The amplitude of such programming pulse 
is calculated based on the dependence of resistance on applied 
voltage (Fig. 2b) preliminary measured for each memristive 
device to overcome the device-to-device variation problem. 
The effect of pulse-to-pulse variation of programmed weights 
was analyzed by measuring the variation of neuron output 
signals and was found to be not critical for the successful  
training procedure.  
IV. NEURAL NETWORK TRAINING 
The possibility of training of the developed ANN based on 
memristive devices was tested on the ANN computer model. 
The training algorithm was developed using the error back 
propagation method [36] adapted to the nodes with memristive 
connections. As already mentioned, the dependencies of 
resistance on applied voltage (Fig. 2b) are measured 
independently for each memristive device and stored in the 
corresponding table. The nonlinear transformation function 
][F  is taken the same for all neurons of the network and 
stored in the form of data table. The error functional 
 PEE

  is optimized by varying vector  TWP  ,

 
containing the ANN weights W and thresholds θ. At the each 
step of training algorithm, the weight coefficients are adjusted 
in the opposite direction of gradient of E: 
 )(PEP

  ,        (4) 
where the coefficient   determines the step size of the 
algorithm and is selected from the condition 1 . 
The principle of the method is to interpret E as a composite 
function and sequentially estimate the partial derivatives as for 
the composite function. The sum of squared errors is used as a 
target function: 
   
j p
p
j
p
j dyE
2
2
1
.      (5) 
 
 
Fig. 5.  The photograph of fabricated ANN board with analog (bottom) and 
digital (top) electronic circuits. 
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The input signals (samples) applied to the network are 
numbered by index p, d denotes the corresponding required 
responses, indices i, j denote the number of input point and the 
node number in the layer respectively, y – output voltage of 
perceptron (result of direct propagation for the given sample). 
If we write (4) as the derivative of a composite function, 
substitute the derivative of the error (5) and introduce the 
notations for the delta-multipliers of output layer: 
 )(
)(
jj
j
j
j yd
dS
SdF
        (6) 
and for the hidden layers: 
  
k
ljklk
jl
jl
jl w
dS
SdF
)1()1(
)(
 ,    (7) 
then we get a simple expression for the recursive procedure of 
weight coefficients correction: 
 ijljlijl xw  .       (8) 
The index l is the number of ANN layer, the summation on k 
in (7) is the summation on the nodes of the next (top) layer, 
which is connected to the output of the given node; 
respectively )1( ljkw  is the weight coefficient for the 
connection of j-node in the given layer to k-node in the next 
layer. For the estimation of corrections to thresholds, they may 
be regarded as weight coefficients for the connections with 
constant input 1x , then: 
 jljl   .         (9) 
The expression (7) contains a derivative of the activation 
function ][F . Since the activation function is tabulated, its 
derivative is tabulated too. The method of limitation of weight 
coefficients is added to the training algorithm to take into 
account the finite resistance range of memristive devices. 
The developed double-layer perceptron was trained as a 
classifier of the shape of input signal (on the example of 
convex and concave functions) by four input points. The 
sampling for training was built from the following types of 
sequences: 
 )34(1 );24(1 );14(1 );4(1  qnqnqnqndq   
– samples of concave function; 
 )34(1 );24(1 );14(1 );4(1  qnqnqnqnd q 
 – samples of convex function. Here 25.0  is the arbitrary 
noise level, )(qn  – samples of pseudo-random sequence 
uniformly distributed in the range [-1; 1]. The weight 
coefficients of the network were initialized by small random 
values, whereupon a series of steps of training algorithm was 
carried out. Fig. 6 shows typical plots of normalized error 
function E vs. the number of training steps M for different 
types of memristive devices. Since the error function 
decreases quickly, we can conclude that the learning of ANN 
model goes successfully.  
The weight coefficients (resistance values of memristive 
pairs) obtained at this stage of training are considered as the 
initial approximation for the second phase – direct hardware 
implementation of the ANN prototype with application of the 
described CMOS electronics. 
V. CONCLUSIONS 
A prototype of double-layer perceptron using an array of 
ZrO2(Y) or SiO2 based memristive devices to implement the 
matrix of weight coefficients is proposed. The experimentally 
implemented ANN circuit demonstrates the possibility to 
develop hybrid electronic devices on the basis of memristors 
and conventional CMOS electronics. The algorithm of weight 
coefficients training (ANN learning) is developed using the 
error back propagation method and takes into account finite 
resistance range and possible technological (device-to-device) 
variations of parameters of memristive devices. Preliminary 
experiments have shown that the ANN is also robust to the 
observed 15% pulse-to-pulse variations of resistance values in 
the weight coefficients programming mode. It is demonstrated 
on the computer model that the proposed ANN is capable of 
solving nonlinear classification problems for input signals. 
The functionality of developed ANN is limited by the size 
of memristor-based weight matrix. However, its architecture 
can be extended by simple technological means. In particular, 
changes in topology of memristive array or its multiplication 
can significantly increase the number of neurons and 
connections between them to face the challenges of a higher 
functional level as a part of adaptive neurointerface for the 
real-time registration / stimulation of bioelectric activity of 
living neuronal networks in vitro (e.g. brain-on-chip neuronal 
cultures).  
REFERENCES 
 
[1] C. Mead, “Neuromorphic electronic systems,” Proceedings 
of the IEEE, vol. 78, no. 10, pp. 1629-1636, 1990, 
10.1109/5.58356. 
[2] L. Spaanenburg and W. J. Jansen, “Networked Neural 
Systems,” in CHIPS 2020 VOL. 2, B. Höfflinger, Ed., 
Switzerland: Springer International Publishing, 2016, pp. 
231–242. 
 
Fig. 6.  The dependencies of the normalized error function on the number of 
training steps for the weight matrices on the basis of different types of 
memristive devices. 
 7 
[3] F. Akopyan et al., “TrueNorth: Design and Tool Flow of a 
65 mW 1 Million Neuron Programmable Neurosynaptic 
Chip,” IEEE Transactions on Computer-Aided Design of 
Integrated Circuits and Systems, vol. 34, no. 10, pp. 1537–
1557, Oct. 2015, 10.1109/TCAD.2015.2474396. 
[4] I. Gupta et al., “Real-time encoding and compression of 
neuronal spikes by metal-oxide memristors,” Nature 
Communications, vol. 7, p. 12805, Sep. 2016, 
10.1038/ncomms12805. 
[5] T. Werner et al., “Spiking Neural Networks Based on 
OxRAM Synapses for Real-Time Unsupervised Spike 
Sorting,” Frontiers in Neuroscience, vol. 10, Nov. 2016, 
10.3389/fnins.2016.00474. 
[6] A. Adamatzky and L. Chua, Eds., Memristor Networks. 
London: Springer International Publishing, 2014. 
[7] L. O. Chua, “Memristor—The missing circuit element,” 
IEEE Trans.Circuit Theory, vol. 18, no. 5, pp. 507–519, 
Sep. 1971, 10.1109/TCT.1971.1083337. 
[8] D. B. Strukov and H. Kohlstedt, “Resistive switching 
phenomena in thin films: Materials, devices, and 
applications,” MRS Bulletin, vol. 37, no. 02, pp. 108–114, 
Feb. 2012, 10.1557/mrs.2012.2. 
[9] G. Papandroulidakis et al., “Crossbar-Based Memristive 
Logic-in-Memory Architecture,” IEEE Trans. Nanotech, 
vol. 16, no. 3, pp. 491-501, Apr. 2017, 
10.1109/TNANO.2017.2691713. 
[10] D. Ielmini and R. Waser, Eds., Resistive Switching: From 
Fundamentals of Nanoionic Redox Processes to Memristive 
Device Applications. Germany: Wiley-VCH Verlag GmbH 
& Co. KGaA., 2016. 
[11] D. Ielmini, “Resistive switching memories based on metal 
oxides: mechanisms, reliability and scaling,” 
Semiconductor Science and Technology, vol. 31, no. 6, p. 
063002, Jun. 2016, 10.1088/0268-1242/31/6/063002. 
[12] S. D. Ha and S. Ramanathan, “Adaptive oxide electronics: 
A review,” Journal of Applied Physics, vol. 110, no. 7, p. 
071101, Oct. 2011, 10.1063/1.3640806. 
[13] D. Kuzum, S. Yu, and H.-S. Philip Wong, “Synaptic 
electronics: materials, devices and applications,” 
Nanotechnology, vol. 24, no. 38, p. 382001, Sep. 2013, 
10.1088/0957-4484/24/38/382001. 
[14] A. Thomas, “Memristor-based neural networks,” Journal of 
Physics D: Applied Physics , vol. 46, no. 9, p. 093001, Mar. 
2013, 10.1088/0022-3727/46/9/093001. 
[15] Y. Matveyev et al., “Crossbar Nanoscale HfO2-Based 
Electronic Synapses,” Nanoscale Research Letters, vol. 11, 
no. 1, Dec. 2016, 10.1186/s11671-016-1360-6. 
[16] E. Covi et al., “Analog Memristive Synapse in Spiking 
Networks Implementing Unsupervised Learning,” Frontiers 
in Neuroscience, vol. 10, Oct. 2016, 
10.3389/fnins.2016.00482. 
[17] L. Montesi et al., “Nanosecond Analog Programming of 
Substoichiometric Silicon Oxide Resistive RAM,” IEEE 
Transactions on Nanotechnology, vol. 15, no. 3, pp. 428–
434, May 2016, 10.1109/TNANO.2016.2539925. 
[18] Y.-F. Chang et al., “Demonstration of Synaptic Behaviors 
and Resistive Switching Characterizations by Proton 
Exchange Reactions in Silicon Oxide,” Scientific Reports, 
vol. 6, no. 1, Aug. 2016, 10.1038/srep21268. 
[19] S. Brivio et al., “Experimental study of gradual/abrupt 
dynamics of HfO 2 -based memristive devices,” Applied 
Physics Letters, vol. 109, no. 13, p. 133504, Sep. 2016, 
10.1063/1.4963675. 
[20] A. N. Mikhaylov et al., “Field- and irradiation-induced 
phenomena in memristive nanomaterials,” physica status 
solidi (c), vol. 13, no. 10–12, pp. 870–881, Dec. 2016, 
10.1002/pssc.201600083. 
[21] Y. V. Pershin and M. Di Ventra, “Experimental 
demonstration of associative memory with memristive 
neural networks,” Neural Networks, vol. 23, no. 7, pp. 881–
886, Sep. 2010, 10.1016/j.neunet.2010.05.001. 
[22] S. P. Adhikari et al., “A Circuit-Based Learning 
Architecture for Multilayer Neural Networks With 
Memristor Bridge Synapses,” IEEE Transactions on 
Circuits and Systems I: Regular Papers, vol. 62, no. 1, pp. 
215–223, Jan. 2015, 10.1109/TCSI.2014.2359717. 
[23] S. G. Hu et al., “Associative memory realized by a 
reconfigurable memristive Hopfield neural network,” 
Nature Communications, vol. 6, p. 7522, Jun. 2015, 
10.1038/ncomms8522. 
[24] M. Prezioso et al., “Training and operation of an integrated 
neuromorphic network based on metal-oxide memristors,” 
Nature, vol. 521, no. 7550, pp. 61–64, May 2015, 
10.1038/nature14441. 
[25] V. A. Demin et al., “Hardware elementary perceptron based 
on polyaniline memristive devices,” Organic Electronics, 
vol. 25, pp. 16–20, Oct. 2015, 10.1016/j.orgel.2015.06.015. 
[26] A. V. Emelyanov et al., “First steps towards the realization 
of a double layer perceptron based on organic memristive 
devices,” AIP Advances, vol. 6, no. 11, p. 111301, Nov. 
2016, 10.1063/1.4966257. 
[27] A. Serb et al., “Unsupervised learning in probabilistic 
neural networks with multi-state metal-oxide memristive 
synapses,” Nature Communications, vol. 7, p. 12611, Sep. 
2016, 10.1038/ncomms12611. 
[28] P. Yao et al., “Face classification using electronic 
synapses,” Nature Communications , vol. 8, p. 15199, May. 
2017, 10.1038/ncomms15199. 
[29] Z. Chen et al., “Neuromorphic Computing Based on 
Resistive RAM,” in Proceedings of Great Lakes Symposium 
on VLSI, 2017, pp. 311-315. 
[30] O. N. Gorshkov et al., “Resistive switching in metal-
insulator-metal structures based on germanium oxide and 
stabilized zirconia,” Technical Physics Letters, vol. 40, no. 
2, pp. 101–103, Feb. 2014, 10.1134/S1063785014020084. 
[31] O. N. Gorshkov et al., “Resistive switching in the 
Au/Zr/ZrO2-Y2O3/TiN/Ti memristive devices deposited by 
magnetron sputtering,” Journal of Physics: Conference 
Series, vol. 741, p. 012174, Aug. 2016, 10.1088/1742-
6596/741/1/012174. 
[32] D. V. Guseinov et al., “Filamentary model of bipolar 
resistive switching in capacitor-like memristive 
nanostructures on the basis of yttria-stabilised zirconia,” 
International Journal of Nanotechnology, vol. 14, no. 7–8, 
pp. 604–617, 2017, 10.1504/IJNT.2017.083436. 
[33] A. N. Mikhaylov et al., “Bipolar resistive switching and 
charge transport in silicon oxide memristor,” Materials 
Science and Engineering: B, vol. 194, pp. 48–54, Apr. 
2015, 10.1016/j.mseb.2014.12.029. 
[34] T. Sadi et al., “Advanced physical modeling of SiOx 
resistive random access memories,” in International 
Conference on Simulation of Semiconductor Processes and 
Devices (SISPAD), 2016, 2016, pp. 149–152. 
[35] D. S. Korolev et al., “Adaptive behaviour of silicon oxide 
memristive nanostructures,” Journal of Physics: Conference 
Series, vol. 741, p. 012161, Aug. 2016, 10.1088/1742-
6596/741/1/012161. 
[36] D.E. Rumelhart, G.E. Hinton and R.J. Williams, “Learning 
internal representations by error propagation,” in Parallel 
distributed processing: explorations in the microstructure 
of cognition, D. E. Rumelhart and J. L. McClelland, Eds., 
USA: MIT Press Cambridge, 1986, pp. 318-362. 
 
